IN THE CLAIMS

Please amend claims 1-10 and 15-18. All claims have been provided as a courtesy to the Examiner.

4

5

6

7

8

9

10

11

12

13

14

(Amended) \ A system comprising:

a system merhory controller; and

a first memory module comprising:

a first plurality of memory devices;

a first memory module controller coupled to the system memory controller and the first plurality of memory devices[; and], the first memory module controller being configured to receive from the system memory controller a first memory transaction in a first format and to convert the first memory transaction into a second memory transaction in a second format for the first plurality of memory devices, the second format of the second memory transaction being different from the first format of the first memory transaction.

[a first plurality of memory devices coupled to the first memory module controller.]

- 1 2. (Amended) The system of claim 1, further comprising:
- a first memory bus coupled between the system memory controller [first
- 3 memory module] and the first memory module controller.
- 1 3. (Amended) The system of claim 2, wherein the first memory bus
- 2 comprises a signal line for a clock signal.

1764. / (Amended) The system of claim 2, wherein the first memory bus

- 2 comprises:
- a <u>signal line for a</u> handshake signal that indicates when the first memory
- 4 module controller is communicating data to the system memory controller.
- 1 5. (Amended) The system of claim 2, further comprising:
- a second memory bus coupled between the first memory module controller
- 3 and the first plurality of memory devices.
- 1 6. (Amended) The system of claim 5, wherein the second memory bus
- 2 comprises:
- 3 a signal line for a clock signal.
- 1 $\frac{1}{2}$. (Amended) The system of claim 5, wherein the first memory bus operates
- 2 at a first data rate and the second memory bus operates at a second data rate,
- 3 and wherein the first data rate is different than the second data rate.

42390.P5346

- 1 8. (Amended) The system of claim 5, wherein the first memory bus has a first
- 2 number of signal lines and the second memory bus has a second number of signal
- 3 lines, and wherein the first number of signal lines is different than the second
- 4 number of signal lines.
- 1 9. (Amended) The system of claim 5, wherein the first memory module
- 2 controller comprises:
- 3 request handling circuitry [structured] configured to receive [a] the first
- 4 memory transaction from the first memory bus; and
- 5 control logic coupled to the request handling circuitry and configured to
- 6 <u>reformat the first memory transaction into</u> [generating a] the second memory
- 7 transaction on the second memory bus [corresponding to the first memory
- 8 transaction on the first bus].
- 1 10. (Amended) The system of claim\2, wherein the first memory bus is
- 2 configured to carry [carries] time-multiplexed data and address information, and
- 3 <u>wherein</u> the second memory bus includes separate address and data lines.
- 1 11. (Unchanged) The system of claim 1, wherein the first memory module is a
- 2 dual in-line first memory module (DIMM),

- 1 12. (Unchanged) The system of claim 1, wherein the first memory module is a
- 2 single in-line first memory module (SIMM).
- 1 13. (Unchanged) The system of claim 1, wherein the first plurality of memory
- 2 devices comprise volatile memory devices.
- 1 14. (Unchanged) The system of claim 1, wherein the first plurality of memory
- 2 devices comprise nonvolatile memory devices.
 - 15. (Amended) The system of claim 1, further comprising a second memory module [comprising] including:
- 3 <u>a second plurality of memory devices;</u>
- 4 a second memory module controller coupled to the system memory
- 5 controller and the second plurality of memory devices [; and] , the second memory
- 6 module controller being configured to receive from the system memory controller a
- 7 third memory transaction in the first format and to convert the third memory
- 8 <u>transaction into a fourth memory transaction in the second format for the second</u>
- 9 plurality of memory devices, the second format of the fourth memory transaction

--6--

- 10 being different from the first format of the third memory transaction.
- 11 [a second plurality of memory devices coupled to the second memory
- 12 module controller.]

ı	16. (Amended) The system of claim 15, wherein the first plurality of memory
2	devices store [stores] data in a different way than the second plurality of memory
3	devices.
1	17. (Amended) A system comprising:
2	a system memory controller;
3	a memory bus coupled to the system memory controller; and
4	a memory <u>unit</u> [comprising] <u>including</u> :
5	a plurality of memory devices;
6	a memory module controller coupled to the memory bus and the
7	plurality of memory devices[; and], the memory module controller being configured
8	to receive a first memory transaction from the memory bus in a first format and to
9	convert the first memory transaction into a second memory transaction in a second
10	format to at least one of the plurality of memory devices, the second format of the
11	second memory transaction being different from the first format of the first memory
12	transaction.
13	[a plurality of memory devices coupled to the memory module controller,
14	wherein the memory module controller receives a first memory transaction from the
15	memory bus in a first format and provides a second memory transaction in a
16	second format to at least one of the second plurality of memory devices.]

(Amended) A method of communicating a memory transaction between a 1 18. system memory controller and at least one of a plurality of memory devices on a 2

42390.P5346